本網站 Google 的中文翻譯
日本語  한국인  עברית हिन्दीभाषा  Deutsch Français Italiano   Español 

The abovehyper-links are using GOOGLE translation tools to translate quickly anddirectly.  Some contents and meanings of web pages in theabove translated websites maybe not so obvious and clear. Readers areadvised to reference and compare with  the original PDK101.COMenglish version.

                                                                                   Original createdAugust 1 2009
                                                                               Last Update Dec. 052012
Dec 27 2013 (Last Internal Website Content audit)

                         by MartinChu

(1) A PDK/CAD/IP infrastructureis essential to company's long term competency. It should be a sincerepart of company's roadmap and strategy. There is not a successfulelectronics design company without a clear, solid, quality andconsistentPDK/EDA/IP infrastructure in place. 

(2) Company gains competence by avoidingmistakes and producing NEEDED, VALUE and QUALITY products in time forcustomers. Successful companies avoid and learned from previous orother company's mistakes. While ordinary companies consistently makemistakes! This also true for all nations, political parties andindividuals.

(3) A successful product design is a resultof excellent TEAM executions and GROUP effort. This is particularlytruefor fast track and high risk product design. Not any single person orgroup can claim the ownership for the success. It is to everyteam members' best interest to foster a fair, encouraging,innovative, andrewardingcorporate culture.

(4) In today's globalenvironment, mostparties companies dealing with are smart and knowledgeable.High quality products have their market segment. Value products alsohave their market segment. However, less and less market segments arefor poor electronics. Companies need to push quality,valuable and affordable products as fast as company can. If there aremajor defects or issues in final products, sooner or later customerswill find out and companies will be on Newspaper front pages! 

(5) It is always better to catch allerrorsat early stage than late in design and product cycle. It is always costmore tocorrect design mistakes at very last product stage. Products recallseven damage a company'scorporate image. 

(6) If a failure mode is already reportedin design or test, then a check for that failure mode should beincorporated into PDK/CAD or design/system validation. Learning byfailure is a costly andsometime not necessary process.

(7) The Quality of the final product is asgoodas your initial design goal, design process and its verification. It isalmost impossibleto design a complete high speed and high performance SOC using anobsolete EDA system. This is just like you can not use a design systemfor motorcycle to design a space shuttle. That is going to be a designdisaster!    

(8) Bad or incorrect simulation model leadstofail chip or un-necessary failure debugging. Wrong or incorrect designspecification leads to product mis-function. Wrong or misleading marketprediction lead to complete waste of development resource andother opportunity cost.

(9) Quality PDK deck can catchlayout related mistakes. Carefully review DRC/ERC and LVS resultare essential for first PG success. Also using automation can helphuman to do more, however also need to apply common sense in allsituation. Blindly trustsimulation or verification without double checking is dangerous tofinal qualification of products. 


If you are seriousabout yourcompany and really want to make your company a world class company likeApple,Google, GE,. IBM, Boeing, TSMC, Intel, TI, ADI and HP etc.Then,please click thefollowinglinks and reviewthecontent.

COMPANY 101 for anoutstanding and successful top management

ImportantQuestions to ask and review before product or design start!


What is a PDKA Process Design Kit(PDK) is a processspecific bundled elements to work with the Cadence Custom IC tools.Design and layout engineers  use PDK elements to design andcreateanalog mixed/signal integrated circuits.
A PDK includes Cadence process technology file, PV rule files (LVS,DRC, ERC), Parasitic Extraction (RCX/PEX) andSpice Models, device symbols, component CDF, Skill callbacks,Pcells, etc. Everything you need to do IC designs.
Physical VerificationAll tools or software todo DRC, ERC, LVS, and PEX/RCX check arecalled physical verification..  
Functional Verification Functional verificationis the task of verifying the logicdesign conforms to design specification
Useof various types of logic and mathematical methods to verify thecorrectness of IC logic or system interactions.In otherwords,  it attempts to prove or verify  that certainrequirements (also expressed formally) aremet, or that certain undesired behaviors (such as deadlock) cannotoccur.
Equivalence checking is the most common formal verification method,which is used to compare the design that is being created against adesign that is already proved accurate.
Static Timing AnalysisStaticTiming Analysis (STA) is a method of computing the expected timing of adigital circuit without requiring simulation.
Hold time violationA hold time violation,when an input signal change tooquickly, afterthe clock's active transition
Setup time violationA setup time violation,when a signal arrives too late, and misses the time when it shouldadvance
Scan chain

Scan chains are atechnique used in Design For Test. The objective is to make testingeasier by providing a simple way to set and observe every flip-flop inan IC. A special signal called scanenable is added to a design.When this signal is asserted, every flip-flop in the design isconnected into a long shift register, one input pin provides the datato this chain, and one output pin is connected to the output of thechain. Then using the chip's clock signal, an arbitrary pattern can beentered into the chain of flips flops, and/or the state of every flipflop can be read out.

Tcl Tool command language(Tcl) for scripting or GUI
Standard VCDVCD files containsimulation events represented using 4states: 0, 1, X and Z. This format is excellent for capturing vectors. Ability to write out multiple VCD files.
Extended VCDBased on the StandardVCD files by providing additionalinformation in an 8-state format.    
Code CoverageQuickly identify holesin the testing process and reducesimulation times. Ability to merge results of multiple option coverageruns and remove or add files from the coverage statistics
FiniteState Machine (FSM).
An electronic circuit that has a predictable or finite state that isbased on a combination of the circuit's previous state and thecircuit's current set of inputs.
LSF Load SharingFacility (LSF)
Slack TimeThe slack associatedwith each connection is the differencebetween the required time and the arrival time. A positive slack S at anode implies that the arrival time at that node may be increased by Swithout affecting the overall delay of the circuit. Conversely,negative slack implies that a path is too slow, and the path must besped up (or the reference signal delayed) if the whole circuit is towork at the desired speed.


STAis a method of computing the expected timing of a digital circuitwithout requiring simulation.
OPCOptical ProximityCorrection
ReuseMethodology Manual. A set of guidelines that define goodcoding styles for HDL design. 
RegisterTransfer Level, the point where the design is written as a registertransfer description. A register transfer description is a type of abehavioral description which is closely related to the hardwareimplementation. The description is written in terms of register banksand combinational logic.
Asoftware tool that performs a predefined set of fixed checks on acoding language such as Verilog, VHDL, C or C++.
JointTest Access Group
Aconsortium of individuals from North American companies whose objectiveis to tackle the challenges of testing high density IC devices.
HardwareDescription Language, a programming language like way of describinghardware. The two most common HDL's are Verilog and VHDL.
The Accellera FormalVerification Technical Committee has been created to develop andpromote a property specification language compatible with Verilog(IEEE-1364) and VHDL (IEEE-1076). Visit: www.accellera.org for furtherinformation.
Busfunctional models, a piece of software designed to mimic the behaviorof a hardware interface device.
PCD Process Control Document
PCMProcess Control Module
SCMScribeline Control Module
LAMPLAMP is an acronym for asolution stack of free, open sourcesoftware, originally coined from the first letters of Linux(operating system), ApacheHTTP Server, MySQL(database software) and Perl/PHP/Python,principalcomponents to build aviable general purpose web server.
TLMTransaction-levelmodeling (TLM) baseddesign andverification in advanced ICtechnology.
OVMThe OpenVerification Methodology (OVM)is the result of joint development between Cadence and Mentor Graphicsto facilitate true SystemVerilog interoperability with a standardlibrary and a proven methodology. Completely open, it combines the bestof the Cadence® Incisive® Plan-to-Closure UniversalReuse Methodology (URM) and the Mentor Advanced VerificationMethodology (AVM), and is usable on two-thirds of the world'sSystemVerilog simulators. The OVM will also facilitate the developmentand usage of plug-and-play verification IP (VIP) written inSystemVerilog (IEEE 1800), SystemC® (IEEE 1666), and e(IEEE 1647) languages. On 18 December 2009, OVM 2.1 wasreleased to OVMWorld. 
LECLEC is nothing but LogicEquivalence checking. LEC can be done with Conformal, Formality, FormalPRo tools. It is basically checking functionality between RTL andNetlist.
You can check the functionality between pre-layout netlist and postlayout netlist just to make sure that Place & Route tool didn'tmess up anything.
UPF UnifiedPower Format, Quick reference,current version is 1.0
CPFCommon Power Format, QuickReference, Example coding
IBISI/O Buffer InformationSpecification
SDCSynopsys DesignConstraints.
SDFStandard Delay Format(SDF) 1.0, 2.0, 3.0, 4.0 
SPEF Standard ParasiticExchange Format (SPEF) is an IEEEstandard for representing parasitic data of wires in a chip in ASCIIformat.  SPEF is most popular specification for parasiticexchangebetween different tools of EDA domain during any phase of design.
SPEF is an Open Verilog Initiatve (OVI)--and now IEEE--format fordefining netlist parasitics. SPEF is NOT identical to the SPF format,although it is used in a similar manner. Like the SPF format, SPEFincludes resistance and capacitance parasitics. Also like the SPFformat, SPEF can represent parasitic in detailed or reduced (pi-model)forms, with the reduced form probably being more commonly used. SPEFalso has a syntax that allows the modeling of capacitance betweendifferent nets, so it is used by the PrimeTime SI (crosstalk) analysistool. SPEF is smaller than SPF and DSPF because the names are mapped tointegers to reduce file size.  
TheDifference Between Parasitic Data Formats SPF, DSPF, RSPF, SPEF, andSBPF
DSPFDetailedStandard Parasitic Format(DSPF)  is a very different format,meant to be useful in a SPICE simulation. For example, NET sections donot have endings, and comments should start with two asterisks.
DSPF models a detailed network of RC parasitics for every net. DSPF istherefore more accurate than RSPF, but DPSF files can be an order ofmagnitude larger than RSPF files for the same design. In addition,there is no specification for coupling caps in DSPF. DSPF is moresimilar to a SPICE netlist than the other formats.
SPF Standard ParasiticFormat (SPF). SPF is a Cadence DesignSystems standard for defining netlist parasitics. DSPF and RSPF are thetwo forms of SPF; the term SPF itself is sometimes used (or misused) torepresent parasitics in general. DSPF and RSPF both represent parasiticinformation as an RC network.
RSPFReduced StandardParasitic Format (RSPF). RSPF representseach net as an RC "pi" model, which consists of an equivalent”near" capacitance at the driver of the net, an equivalent"far"capacitance for the net, and an equivalent resistance connecting thesetwo capacitances. Each net has a single "pi" network for the network,regardless of how many pins are on the net. In addition to the pinetwork, RSPF causes the PrimeTime tool to calculate an Elmore delayfor every pin-to-pin interconnects delay.
SBPF SBPF is a Synopsysbinary format supported by PrimeTime.Parasitic data converted to this format occupies less disk space andcan be read much faster than the same data stored in SPEF format. Youcan convert parasitics to SBPF, by reading them in and then writingthem out with the write_parasitics -format sbpf command.
DEFDesign Exchange Format(DEF) from Silicon IntegrationInitiative Inc. (Si2) and Cadence, customers will be able todownload for free from the OpenEDAWeb site. Both DEF and LEFbelong to physical design formats. 
LEFLibrary Exchange Format(LEF) from Silicon IntegrationInitiative Inc. (Si2) and Cadence, customers will be able to downloadfor free from the OpenEDA Web site.
SVRFStandard VerificationRule Format (SVRF) This is theprogramming language for Mentor Graphics semiconductor physicalverification  tools, like Calibre
Results ViewingEnvironment (RVE)  is the interfaceand environment for  checking the calibre output for drc andlvsresults .

Currentlyexisting IP business model onmarket (at least 17 and still growing)

Commonlyused EDA Tools for fullcustomer IC design


General PDKinformation for a Fab-less design house.

Whata good EDA/CAD flow shouldhave

Howto control thequality and verify a PDK.

Whatand how to implement a IP-creation-friendly design flow.(Memberonly for now)

Commonbutfundamental issues need to solve or address for a EDA/PDK teaminside aFab-lessdesign house
  (Memberonly for now)

IC design BusinessIntelligence and Competitive Advantages(Member only Area)

MarketLandscape/ Product Definition Howto undedrstand existing marketlandscape and to execute an excellent product definition/designPDK101 Internal
DesignResources AllIC design relatedresourceOPEN to public for feedbackand review.
SiliconTechnology and Foundry Fab ZoneSilicontechnologies fornow,will add III-V  technology later on.OPENtemporary to publicfor feedbackand review.
EDAZoneEDA/CAD/PDKinformationOPEN to public for feedbackand review
Device andComponentAllkind of high performance devices and component fromtechnologies and companies.NOTyet online for now.
SPICE/MODELSPICEmodel for all kindof devicesOPENto public  but underconstruction
IPfarm© 000815股吧_股票入门咨询AreaAllsort of soft andhard IP blocks for circuit design and IP developer information andentry page.OPENto public  but constantlyconstruction
ESD,Reliability,and FailureESD,reliability andfailure knowledge and case studyOPEN to public for feedbackand review
Product Test/ManufactureProductmanufacturing,packaging, and  testing informationNOTonline for now
Project ManagementAllessential ideas and best practice for project managementPDK101 Internal
Marketing and SaleMarketingand salerelated materialsPDK101 Internal

ProjectGatewayand Projects under development  
(Member only, suggestions andcontributionsare welcome, interested parties please contact MartinChu) or email mchu@pdk101.com. 

You can not ignore current IndustryOutlookand expect your businessto be successful!  
*** The above  Industry Outlook is currently open for generalpublic for informational and educational purpose. In the future, Itmaybe only available to PDK101 team members and subscribers. 

Useful External Design andEDA Links

Cadsyntax example syntax exampleenceAssuraOfficial Cadence Web page
MixedSignal SOC design flowMentor Mixed signaldesign flow doc
International CadenceUsergroup
CadenceTools DocsOnline Cadence tool pdffiles.
SynopsysNanosim docOnline Synopsys Nanosimpdf files.
Demoon DemandOnline demo from serviceproviders
DeepChipEDA groupOnline ESD discussiongroup. Lot of useful info.
OPENCORESOpen source IP repository
Design/IPReuseOnline Design reuse andIP service provider
AgilentOnline DemoOnline Agilent EDA demo
Xilinx designreuse documentXilinx design resueDocument.
TechOnLinemany useful educationaltools for EE and IT
SiliconIntegration Initiative
Aorganization focuses on improvingproductivity and reducing cost in creating and producing integratedsilicon systems.
Openedaat SI2.org
OpenEDA.Si2.orgis a restrictedaccess site for the distribution of licensed materials from Si2development groups (councils, projects, boards, or workgroups).
OpenAccessOpenAccessis a community effort to provide trueinteroperability, not just data exchange, among IC design tools throughan open standard data API and reference database supporting that APIfor IC design.
SoCCentralSOCcentralbrings you the latest new about SOC/ASIC/FPGA design, EDA tools, designmethodologies, intellectual property (IP), and design reuse.
eg3Onlinediscssion group
EDAboardOnline Analog IC designand layout discussion forum.
EEtimesOnline EEtimes website
Design-reuseDesign resue website.
ICDesign Quality ChecklistIC design quality ondesign magazine.
EDA GeekEDA Geek publishes newsabout the electronic designautomation and semiconductor industry.
Cadence_CommunityForumCadence Community Forumfor Cadence tool users.
AlteraForumA lot of good FPGA andEDA general information and discussion
LowPower DesignLow power design
eecatalogsome useful andinformative video clips about IC design and silicon technology.
low-powerwireless.comLow power designspecific on wireless system.
CADFORUMS.COMAll AutoCad and Cadrelated discussion
SoftpediaAn lot of GPL EDAsoftware codes and script for genericpurpos

Useful websitesfor personal daily life (Not Yet OPEN for public)

Usefulwebsites for internet web site (Not Yet OPEN for public)


The arrangementof this website, some web contents anddocumentsarecopyrighted
© 000815股吧_股票入门咨询 2010-2013. Please respect individual's effort.

web stats browser